Home > Electronic Tutorials > Sequential Logic > The PIPO Shift Register Tutorial

Sequential Logic - Electronic Tutorials

The PIPO Shift Register Tutorial

PIPO Shift Register Block Diagram

The PARALLEL IN/PARALLEL OUT shift register is loaded with four bits simultaneously, in parallel.

They are also clocked out simultaneously, in parallel.

Note: To report broken links or to submit your projects please send email to Webmaster