The PARALLEL IN/PARALLEL OUT shift register is loaded with four bits simultaneously, in parallel..
They are also clocked out simultaneously, in parallel.
<<<< Back to Sequential Logic Tutorial
